

Us Patent & Trademark Office

SCHOOL SCHOOL ----

Searching for: (interconnect and probabilistic and test and design and programmable and chip) (start a new search) Found 42 within The ACM Guide to Computing Literature (Bibliographic citations from major publishers in computing)

Limit your search to Publications from ACM and Athilated Organizations (Full-Text collection 312,030 items)

REFINE YOUR SEARCH	Search Results	Related Journals	Related SIGs				
▼ Refine by Keywords	Hesuits 1 - 20 of 42			Sort by relevance		in expan	nded for
					Result page	1 2 3	next.
Discovered Terms	Via-configurable     Y. Ban. M. Marek		es and fast design	mappability estimati	ion for regular i	abrica	
▼ Reline by People			ngs of the 2005 IEE	E/ACM International co	onference on Co	nputer-ai	ided des
Names	Publisher: IEEE C	computer Society					
Institutions	Full text available	1 (366 95 KB)					
Authors Deviewers	Bibliometries D	ownloads (6 Weeks) 2	Downloads (12 Mo	enths): 15, Downloads	(Overall) 136,	Citation C	Count 4
Ratine by Publications,     Publication Year     Publication Names     ACM Publications     Ale Publications     Gorden Formats     Publications     Gorden Formats	performance t		tures We demonst	g architecture which s rate how to construct			

## rooseding Series ADVANCED SEARCH Agyenped Search

• Retine by Conferences

## FEEDBACK

Sconsora

Evente

Please provide us with feedback

## Found 42 of 1.697.209

Publisher: ACM <sup>≪</sup> Bequest Patrossions Full text available Tot (232.47 KB) Bibliometrics Downloads (6 Weeks): 10, Downloads (12 Months): 62, Downloads (Overall): 2296, Citation Count:

2

Youn-Long Lin

January 1997

We survey recent developments in high level synthesis technology for VLSI design. The need for higher-level design automation tools are discussed first. We then describe some basic techniques for various subtasks of hic level synthesis. Techniques that ...

Transactions on Design Automation of Electronic Systems (TODAES), Volume 2 I saus

Keywords VLSI design, design automation, design methodology, high level synthesis

3 Active leakage power optimization for FPGAs

Recent developments in high-level synthesis

- Jason H. Anderson, Facid N. Naim, Tim Tuan
  February 2004 FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmal gate arrays

Publisher: ACM & Beowell Partiesons

Full text available Pat (214 96 KB)

Bibliometrics Downloads (6 Weeks) 6, Downloads (12 Months); 30, Downloads (Overall) 359, Citation Count 26

We consider active leakage power dissipation in FPGAs and present a "no cost" approach for active leakage reduction. It is well-known that the leakage power consumed by a digital CMOS circuit depends strongly on the state of its inputs. Our leakage reduction

Keywords: FPGAs, field-programmable gate arrays, leakage, low-power design, optimization, power

- 4 On metrics for comparing routability estimation methods for FPGAs
- Pariyaliai Kannan, Shankar Bajachandran, Dinesh Bhatia

  June 2002 DAC '02: Proceedings of the 39th ar
  - DAC '02: Proceedings of the 39th annual Design Automation Conference

Publisher: ACM 4 flessess Flemistions

Full text available PAI (226 17 KB)

Bibliometrics Downloads (6 Weeks): 1, Downloads (12 Months): 9, Downloads (Overall): 242, Citation Count: 9

Interconnect management is a critical design issue for large FPGA based designs. One of the most important iss for planning interconnection is the ability to accurately and efficiently predict the routability of a given design or given FPGA architecture

Keywords: FPGA, RISA, congestion, IGREP, rent's rule, routability estimation